Abstract-
power factor correction, current balancing and regulating voltage-flicker, depending on the type of control methodology.
The shunt APF consists of two components: a voltage-fed converter for power processing and a controller for signal processing. The converter is controlled to synthesize compensating current signals to cancel the harmonic component in the load current. The controller is responsible for signal processing in real-time to generate gating signals to the converter. The APF controller continuously senses the source voltage, the load current , the filter current , and the APF capacitor voltage to calculates the compensating current reference * . Then, the controller compares the filter reference current * with the actual filter current using a hysteresis current controller to generate PWM signals for proper switching of the converter. Part of the work described in this paper was supported by grants from the NSERC Industrial Research Chairs and the Canada Research Chairs, Canada.
High Voltage (HV) and High Power (HP) systems are challenging, expensive and dangerous to be prototyped to evaluate controllers under laboratory conditions. Off-line computer simulators (e.g. PSCAD) are generally used in most cases, but it is apparent that there is a technical gap between controllers in simulations and practical due to a lot of assumptions and ideal components in the controller design. Thus, Controller Hardware-in-the-Loop (CHIL) is an ideal option in rapid controller prototyping [5] . The real-time digital simulator has been designed to run power circuits with real-time response. Thus, CHIL technology has been developed to connect a real-time digital simulator with a practical controller. Fig. 1 shows an example of the connections of a CHIL platform. Since the simulator has extremely low input/output (I/O) latency, the controller runs like controlling a real power circuit. Thus, CHIL simulation provides convenient, cost-effective and safe platforms to evaluate controllers, especially in the early stage of power electronics system design.
Conventional power system real-time simulators such as RTDS and Opal-RT, are limited by the switching frequency and high-cost. However, thank the technology development of power semiconductors, switching frequency of HV and HP power electronics apparatuses increases in order to increase power density by reducing the size of passive devices [4] . So, it is essential to use a cost-effective way to practically verify control algorithms in real-time running environment for HV, HP and high switching frequency applications. Therefore, a recently developed real-time simulator, RT Box, for power electronics is used in the CHIL. On the other hand, the control of an APF requires high speed switching to eliminate current harmonics which is also a suitable application to evaluate the performance of the RT Box. This paper demonstrates a real-time CHIL simulation for a three-phase APF using a real-time simulator (RT Box) from Plexim and a Digital Signal Processor (DSP) from Taxes Instruments. In this case, the power circuit is modelled inside the RT Box, and the controller is implemented in the DSP. The RT Box and the DSP are connected through a Launchpad interfacing board. The developed controller is tested using CHIL simulation, where the controller receives analog signals from the RT Box simulator and processes them to generate gating signals, then these signals are sent back to the simulator for proper switching actions. The RT Box can capture digital signals with a time resolution of less than 10 ns. The reason for using CHIL simulation is that the APF is working at a high voltage level in 11.3 kV and high switching frequency around 10 kHz. To study the behavior of the control loop, CHIL is an effective platform in university laboratory conditions to minimize the risk, cost and duration. The complete controller can be tested without the real power stage.
II. SYSTEM DESCRIPTION
The overall structure of the implemented CHIL demonstrator is shown in Fig. 1 , a non-ideal load is fed by a three-phase source. The load is described as non-ideal because it represents not only non-linear load but unbalanced load. The implemented controller is developed to improve poor PQ issues that include current harmonics, current unbalances and low power factor. As illustrated in Fig. 1 , the power circuit including the threephase source, the non-ideal load and an APF are implemented in the RT Box. The RT Box is a latest developed real-time simulator, which provides a platform for real-time HIL testing with 1 GHz CPU. The simulator is running at a step-size of 6 s under this circuit complexity.
The controller is implemented in a Single-Core Delfino Microcontroller (TMS320F28377S) from Taxes Instruments (TI). A phase-locked loop (PLL) and a synchronous reference frame-based filter current extraction method are programmed to continuously calculate filter reference current, then the hysteresis current control compares both actual and reference filter currents to generate gating signals. Meanwhile, the DClink capacitor voltage is maintained by a proportion-integral (PI) controller. The DSP sampling rate is programmed as 48.82 kHz. The RT Box and the DSP communicate through the analog Input-Output ports (I/Os). A Launchpad Interface board facilitates a convenient connection between the RT Box and the controller. It helps the user to test control algorithms without building own interface hardware. Also, the board gives access to 8 analog outputs of the RT Box through BNC connectors, 8 digital input pins and 8 digital output pins. Fig. 2 shows the power circuit of APF. A voltage-source converter equipped with a DC capacitor is used. A rectifier with an RL load is connected to the gird as harmonics source. To create unbalance load currents, a resistor R is placed between phase B and phase C. The shunt connected APF injects compensation currents into the grid to eliminate current harmonics, compensate reactive power and balance currents. The APF is connected to an 11.3 kV system through an 80kV:15kV delta-delta transformer. Table I shows the parameters of the APF system and power grid. A voltagesourced converter is chosen because of its higher efficiency, lower cost and smaller compare to current-sourced converter [4] . Six IGBT switches are connected in anti-parallel with freewheeling diodes, which provides bi-directional power flow.
III. CONTROL SYSTEM
This section will cover Phase-Locked Loop (PLL) operation where determines phase angle , filter reference current extraction technique, which is based on a Synchronous Reference Frame (SRF), Hysteresis Current Control (HCC) and a DC link capacitor voltage control.
A. Phase-Locked-Loop
It is necessary to keep a grid-connected converter synchronized with the power grid [6] , [7] . Thus, a PLL is developed to detect system frequency and phase angle of the three-phase voltage at Point of Common Coupling (PCC). Phase angle (θ) can be extracted in this step and used in next stage, which is direct-quadrature (d-q) transformation. , and are three-phase AC voltage that input to PLL. The error signal is processed by a PI regulator with proportional gain and integral gain . Then the output of the PI controller is fed to Voltage Controlled Oscillator (VCO) to derive phase angle for the generator. The nominal frequency is controlled by a reference frequency . The output of VCO is limited in the range of 0 to 2π. This type PLL is described as Transvektor type or d-q-0 type in [8] , [9] . The PLL parameters are listed in Table I .
B. Reference Current and DC-Link Voltage Control
The technique used to generate reference current is based on SRF theory or d-q-0 theory, which can be found in literatures [1, [10] [11] [12] . SRF theory is built on Park's Transformation, where three-phase signals are transformed to synchronously rotating reference frame. The circuit in Fig. 2 is a three-phase three-wire system, so zero-sequence component can be neglected. The three-phase load currents , and are transformed to direct (or active) and quadrature (or reactive) components and using Park's Transformation. The currents and consist of both fundamental and harmonic components, which can be separated by a moving-average filter shown in Fig. 4 . The output of moving-average filter _ and _ represent the fundamental component of and , respectively. Then, the harmonic components are calculated by subtracting the fundamental component from the actual current. The output of PI controller for DC-link voltage control is then added to active part of the harmonic load current. The DC capacitor voltage is maintained by regulating the active current. An inverse Park's Transformation is performed to generate three-phase filter reference currents. The PI controller parameters are listed in Table I .
C. Hysteresis Current Control (HCC)
Hysteresis band current control technique is employed to control the active filter currents. It is recognized as the most popular switching technique in Active Power Filter [13] . Advantages of HCC are fast and easy implementation and dynamic response [14] . Many papers [7, [14] [15] [16] [17] [18] [19] [20] used HCC as switching technique.
The HCC is implemented in the DSP using the analog comparator subsystem (CMPSS). The analog comparators give user fast reaction time and dynamic control of the filter current. where produces Pulse Width Modulator (PWM) signals to switch IGBTs on and off. Here are the ON-OFF criteria of the hysteresis control for phase A:
where is the phase A actual filter current, _ is the phase A reference filter current, HB is the hysteresis band that is determined based on the desired switching frequency of the APF. When actual current is lower than the lower boundary as shown in Eq. (3), G1 is ON and G4 is OFF; when actual current is higher than the upper boundary as shown in Eq. (4), G1 is OFF and G4 is ON. In any other situation, the state of switch remains unchanged. Similarly, phase B and C follow the same switching rule. The HCC block diagram is shown in Fig. 5 .
IV. REAL-TIME SIMULATION RESULTS
The power circuit and controller have been simulated in PLECS software in advance of the real-time CHIL simulation to demonstrate the feasibility and provide a reference that can guide real-time simulation effectively.
The real-time simulation is performed using the RT Box and a DSP (TMS320F28377S). The power circuit is implemented in the RT Box through the simulation software PLECS. On the other hand, the implementation of the controller is done by programming in the Code Composer Studio. Results are shown and discussed in this section. The simulation parameters are listed in TABLE I. And the CHIL testing platform is shown in Fig. 6 .
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For real-time interfacing between the RT Box and the DSP, parameters in the RT Box need to scale down to fit the analog output range. Scale factors are also listed in TABLE I. Once the scaled analog signal is sent to the DSP, it is scaled back to original value for simple implementation.
As mentioned in Section II, the load consists of a rectifier with an RL load and a resistance between phase B and C. The non-ideal load produces current harmonics as well as unbalanced current simultaneously. The performance of the proposed controller is evaluated and discussed in following circumstances. The waveforms are captured in real-time simulation using an oscilloscope.
A. Current Harmonics Elimination and Load Balancing
Since the RT Box's analog output is ranged from 0 to 5 V, all analog signals coming out of RT Box have been scaled down by a factor of 0.0001 and added an offset of 1.5 V. For instants, the amplitude of source current phase A is 4408 A. In this case, it will be scaled to 1.94 V at the analog output channel.
In Fig. 7 , the three-phase source currents without APF compensation is shown. In this case, the source currents are exactly same as the load currents. These currents are polluted by harmonic and unbalance currents. It is obvious that the amplitude of ISA is lower than the other phases, which is caused by the resistor between phase B and C.
Then, the APF is connected to the grid. The three-phase source current is balanced and compensated as in Fig. 8 . The APF injects compensation currents into the grid that cancel harmonics and unbalances. The filter currents are shown in Fig.  9 .
A factor is normally used to evaluate APF is Total Harmonic Distortion (THD). The standard of harmonic control in electric power systems is explained in the IEEE Std 519 [21] . The current THD can be calculated as the ratio of the root-sumsquare value of the harmonic content of the current to the rootmean-square value of the fundamental voltage [21] . Fig. 10 illustrates the Fourier spectrum of three-phase source currents without APF. The THD of source current phase A, B and C are calculated using eqn. (5) , which are equal to 27.96%, 14.74% and 14.87%, respectively. Fig. 11 is the Fourier spectrum of three-phase source currents after connecting APF. After compensation, the current THD of each phase then decreased to 4.62%, 4.66% and 5.31%. The recommended maximum THD in the IEEE Std 519 is 5%. Therefore, the THD of phase A and B satisfy the requirement. However, THD of phase C is 0.3% greater than the limits. This can be caused during the communication between RT Box and DSP and simulation delay. According to research related to simulation delay in real-time HIL of hysteresis current control [22] , propagation delay can cause significant THD increment. For example, a 30 s delay will lead to a THD incensement from 20% to 50%.
In Fig. 12 , the waveforms of the source current phase A and gating signal of G1 are captured. The Fast Fourier Transform (FFT) function is used in the oscilloscope to analysis gating signal of G1. The variable switching frequency is in the range from 10.93 kHz to 17.98 kHz. 
B. Power Factor Correction and DC-Link Voltage Control
The waveform in Fig. 13 shows and are in phase when APF is working, which means the power factor is regulated at PCC. Also, is maintained at 7 kV. In the oscilloscope, is read as 2.2 V, which is exactly 7 kV in the original circuit. A voltage-ripple of 0.2 V which is 9% is observed on the waveform.
V. CONCLUSION
This paper demonstrates a CHIL simulation of an HV HP three-phase APF using the RT Box and a low-cost DSP microcontroller. The background of APF and HIL simulation have been introduced. The motivation for using CHIL is lowrisk, low-cost and short development duration characteristics in HV system applications. An SRF based reference current extraction method is programmed in the DSP to calculate reference current. Then, hysteresis current controller is implemented in DSP using the analog CMPSS. The analog comparator continuously compares actual and reference filter currents to generate gating signals to switch on and off IGBTs in the RT Box. The communication between the RT Box and the DSP is through the launchpad interface board. The RT Box is running at a step-size of 6s. The DSP sampling rate is 48.82 kHz or 20.49 s. The results are observed using the oscilloscope in real-time. Based on the results, the controller is able to eliminate current harmonics, compensate unbalance currents and improve power factor. The current at PCC satisfies the standard. The performance of the controller is validated and the results are analyzed in the paper. The CHIL simulation is ideal for controller hardware implementation. The RT Box has been evaluated that it is an excellent platform for providing a fast and safe controller develop environment.
